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ABSTRACT 
Single crystalline InSb nanosheet is an emerging planar semiconductor material with 
potential applications in electronics, infrared optoelectronics, spintronics and topological 
quantum computing. Here we report on realization of a quantum dot device from a single 
crystalline InSb nanosheet grown by molecular-beam epitaxy. The device is fabricated from 
the nanosheet on a Si/SiO2 substrate and the quantum dot confinement is achieved by top gate 
technique. Transport measurements show a series of Coulomb diamonds, demonstrating that 
the quantum dot is well defined and highly tunable. Tunable, gate-defined, planar InSb 
quantum dots offer a renewed platform for developing semiconductor-based quantum 
computation technology. 
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With their small bandgap, high electron mobility, small electron effective mass, large 
electron Landé g-factor, and strong spin-orbit interaction, III−V semiconductor InSb 
nanostructures have attracted an intensive interest. In the past few years, the investigation of 
InSb nanostructures has focused on epitaxially grown InSb nanowires1-17, and various InSb 
nanowire devices, such as field-effect transistors2-5, single6-8 and double quantum dot 
devices9,10, and semiconductor–superconductor hybrid quantum devices11-17, have been 
realized and been widely anticipated to have potential applications in spintronics, 
semiconductor-based quantum technology, and in detection and manipulation of Majorana 
Fermions for topological quantum computing. Recently, free-standing, single-crystalline InSb 
nanosheets18,19 have been successfully grown by molecular-beam epitaxy (MBE) and have 
been found to exhibit superior quantum transport properties when compared to other layered 
semiconductor materials. Due to the two-dimensional nature, electrical and quantum devices 
fabricated from these InSb nanosheets offer a renewed platform for developing novel high-
speed nanoelectronic, infrared optoelectronic, spintronic, and quantum computing 
technologies.  
In this letter, we report on realization of a quantum dot device from an MBE-grown, free-
standing, single crystalline InSb nanosheet. The nanosheet is of high quality and has a high 
electron mobility. The device is fabricated from the nanosheet on a Si/SiO2 substrate using 
standard semiconductor fabrication techniques and the quantum dot confinement is achieved 
by top gate technique. The fabricated device is characterized by transport measurements in a 
He3/He4 dilution refrigerator at a base temperature of 20 mK. The measured charge stability 
diagram shows a series of Coulomb diamonds, demonstrating that the shape of quantum dot 
and the number of electrons in the dot can be tuned efficiently with the top and Si back gates.  
The device studied in this work is fabricated from a free-standing, high-quality single-
crystalline pure-phase InSb nanosheet. InSb nanosheets are grown by MBE on top of InAs 
nanowires on a Si(111) substrate. The process starts by depositing a thin layer of Ag on the Si 
substrate in the MBE chamber and then annealing is carried out in situ to generate Ag 
nanoparticles. Using these Ag nanoparticles as seeds, InAs nanowires are then grown20-23. InSb 
nanosheets are grown on top of these InAs nanowires by abruptly switching the group-V source 
from As to Sb and with an increased Sb flux. The grown InSb nanosheets can be up to several 
micrometers in size and down to ~10 nm in thickness. See Ref. 18 for further details about the 
growth process and structural properties of our MBE grown InSb nanosheet materials.  
For device fabrication, the MBE grown InSb nanosheets are mechanically transferred onto 
a highly doped Si substrate covered with a 300-nm-thick layer of SiO2 on top. The Si substrate 
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and the SiO2 layer are later used as a global back gate and gate dielectric to the nanosheet, 
respectively. After transferring, standard electron-beam lithography (EBL) is used for pattern 
definition of electrical contacts on a selected InSb nanosheet. It is determined after completing 
all the measurements that the selected nanosheet has a width of W~430 nm, a length of L~1160 
nm and a thickness of t~30 nm. Metal contacts are then fabricated by deposition of 5-nm-thick 
Ti and 90-nm-thick Au in an electron-beam evaporator (EBE) and lift-off process. Here we 
note that before loading the sample into the EBE chamber, the sample is immersed in a H2O-
diluted (NH4)2Sx solution to remove the surface contamination and native surface oxide, and 
the thin layer of Ti used here is to promote metal adhesion to the nanosheet and the substrate. 
After another step of EBL, a 20 nm thick HfO2 layer is deposited on top of the nanosheet by 
atomic layer deposition (ALD) and lift-off. Finally, top gates are fabricated by a third step of 
EBL followed by EBE of 5 nm Ti and 90 nm Au and lift-off process. Figure 1 (a) shows a 
schematic view of the device structure and the inset of Figure 1(b) shows a scanning electron 
microscope (SEM) image of the fabricated InSb nanosheet device, where the four top gates, 
labeled by G1, G2, G3 and G4, and the source and drain contacts labeled by S and D, are clearly 
displayed. 
The fabricated device is measured in a He3/He4 dilution refrigerator. Figure 1(b) shows 
measured source-drain current Ids as a function of back gate voltage Vbg at temperature T= 20 
mK and source-drain bias voltage Vds = 0.5 mV with all top gates being grounded (i.e., by 
setting all voltages applied to the top gates at VG1=VG2=VG3=VG4=0). It is seen that the device 
is a typical n-type transistor—current Ids is pinched off at Vbg=−R5.5 V and shows a saturation 
at positive back gate voltages. The electron mobility of the InSb nanosheet can be extracted 
from the measured Ids-Vbg curve using equation, 𝜇𝜇 = 𝐿𝐿
𝑊𝑊×𝐶𝐶bg 1𝑉𝑉ds × d𝐼𝐼dsd𝑉𝑉bg, where 𝐶𝐶bg is the 
unit area capacitance, which can be estimated from 𝐶𝐶bg = 𝜀𝜀0𝜀𝜀𝑑𝑑  with 𝜀𝜀0  being the vacuum 
permittivity, 𝜀𝜀 = 3.9 the dielectric constant of SiO2, and d = 300 nm the thickness of SiO2. 
The extracted mobility from the measured Ids-Vbg curve is ~11000 cm2·V-1·s-1, demonstrating 
that the InSb nanosheet device exhibits an excellent high-speed electronic performance.  
The performances of the top gates measured at Vbg=−2 V. Hereafter, we set Vbg=−2 V, as 
indicated by a red star in Figure 1(b), in order to get a sufficient carrier density in the nanosheet, 
and thus any influences of disorders and contact resistances can be reduced when we define a 
quantum dot in the nanosheet24,25. Figure 2(a) shows the measured source-drain current Ids as a 
function of gate voltage VG1 at Vds=0.1 mV with all other top gates being grounded, i.e., VG2=0 
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V, VG3=0 V, and VG4=0 V. Here with decreasing VG1, a quick drop of Ids to a low level is 
observed, which means that the carriers in the InSb nanosheet beneath gate G1 can be 
electrostatically depleted. Here, a complete depletion of carriers across the InSb nanosheet can 
not be achieved using gate G1 only. The residual Ids is the current passing through the InSb 
nanosheet area not covered by gate G1. Figure 2(b) shows the measured Ids as a function of VG2 
at Vds=0.1 mV and a fixed VG1=−3.6 V, indicated by a red star in Figure 2(a), with the other 
two top gates being grounded as VG3=0 V and VG4=0 V. Here, with decreasing VG2, Ids drops to 
zero, which means the channel current in the InSb nanosheet can be electrostatically cut off 
using gates G1 and G2. Figure 2(c) shows the measured Ids as a function of VG4 at Vds=0.1 mV 
and VG1=−3.6 V with gates G2 and G3 being grounded. Here, similar as seen in Figure 2(b), 
the channel current can also be cut off using gates G1 and G4. Figure 2(d) shows the measured 
Ids as a function of VG3 at Vds=0.1 mV and VG1=−3.6 V with gates G2 and G4 being grounded. 
Here, it is seen that the channel current in the InAs nanosheet can not be completely cut off 
using gates G1 and G3. This is as expected, because the distance between the two gates is ~180 
nm, which is too large to form a potential barrier across the InSb nanosheet.  
Based on the measured gate performances shown in Figures 1(b) and 2, a quantum dot can 
be created in the InSb nanosheet by setting voltages applied to the back and top gates to proper 
values. In this work, we choose to define a quantum dot in the nanosheet by setting Vbg= −2 
V, VG1=−3.6 V, VG2=−5.3 V, and VG4=−4.7 V, as indicated by red stars in Figures 1(b), 2(a), 
2(b) and (c). Gate G3 is used to tune the dot shape and the number of electrons in the dot. 
Figure 3(a) shows the source-drain Ids measured for such defined quantum dot as a function of 
VG3 at Vds=0.1 mV. The measured Ids are characterized by densely distributed sharp current 
peaks which are typical for electron transport through a quantum dot in the Coulomb blockade 
regime2,26-28. It is seen that the current peaks distribute differently in the low, negative gate 
voltage region and the high, positive gate voltage region—the current peak spacing (∆VG3) is 
much larger in the low, negative gate voltage region than in the high, positive gate voltage 
region [cf. the zoom-in plot shown in the inset of Figure 3(a) for the current peak spacing in a 
high, positive gate voltage region]. Thus, the gate capacitance (CG3) to the dot is different in 
the two gate voltage regions.  
Figure 3(b) shows the differential conductance measured for the quantum dot as a function 
of Vds and VG3 (charge stability diagram) over a gate voltage VG3 region from −1.5 to 0.4 V. 
Here, well-defined Coulomb diamond structures, characteristics for a quantum dot in the 
Coulomb blockade regime, are observed. However, the addition energies extracted from the 
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charge stability diagram are very different in the low, negative gate voltage region and high, 
positive gate voltage region. For a detailed analysis, we show, in Figures 3(c) and 3(d), zoom-
in plots of the charge stability diagram in a low, negative gate voltage region marked by black 
dashed rectangle I and in a high, positive gate voltage region marked by black dashed rectangle 
II. In both Figures 3(c) and 3(d), five Coulomb diamonds are shown. The addition energies 
𝐸𝐸add extracted from the Coulomb diamonds shown in Figure 3(c) are marked by red dots in 
Figure 3(e), giving an average addition energy of 𝐸𝐸�addI ~3.1 meV. The addition energies 𝐸𝐸𝑎𝑎𝑑𝑑𝑑𝑑 
extracted from the Coulomb diamonds shown in Figure 3(d) are marked by blue dots in Figure 
3(f), giving an average addition energy of 𝐸𝐸�addII ~1.5 meV. It is seen that the addition energies 
in the low, negative gate voltage region is about twice larger than that in the high, positive gate 
voltage region, implying that the dot size is significantly smaller in region I than region II.  
To have a better understanding of how the quantum dot is formed in the InSb nanosheet in 
our device, we have simulated the electron potential profile in the nanosheet using commercial 
available program COMSOL29,30. In the simulation, the same layer structure as in our 
experiment is assumed and the boundary condition is chosen to set the voltages in the regions 
of the InSb nanosheet that are contacted by the source and drain electrodes to zero. In the 
experiment, a current flow is observed when the gates are grounded, indicating the existence 
of a finite density of electrons in the nanosheet at zero gate voltages. To take this into account 
in the simulation, the experimental threshold voltages of the back gate (𝑉𝑉bgth = −5.4 V), top 
gate G1 (𝑉𝑉G1th = −2.1 V), top gate G2 (𝑉𝑉G2th = −3.1 V), and top gate G4 (𝑉𝑉G4th = −3.0 V), at 
which the electrons start to be depleted, are extracted from the measurements shown in Figures 
1(b), 2(a), 2(b), and 2(c).31 The gate voltages input into the simulation, 𝑉𝑉bgs = 3.4 V, 𝑉𝑉G1s =
−1.5  V, 𝑉𝑉G2s = −2.2  V, and 𝑉𝑉G4s = −1.7  V, are the values after calibrations against the 
corresponding experimental threshold voltages. Here, we note that because in the 
measurements, the voltage applied to top gate G3 is an experimental variable, we make no 
effort to extract its experimental threshold voltage, but rather input reasonable gate voltage 
values of gate G3 directly into the simulations. Figures 4(a) and 4(b) show the simulated 
electron potential profiles in the InSb nanoshheet at two voltages applied to top gate G3. In 
Figure 3(a) where the simulation is carried out by setting 𝑉𝑉G3s = −0.4 V, it is seen that the 
electron potential in the InSb nanosheet region beneath gate G3 is high and positive, and no 
electrons could be populated there. Thus, a quantum dot of approximately circular shape 
located in the middle region of the nanosheet is formed. This is the situation corresponding to 
the gate voltage region I in the measurements shown in Figure 3. In Figure 4(b) where the 
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simulation is carried out by setting 𝑉𝑉G3s = 0.36 V, it is seen that the electron potential in the 
InSb nanosheet region beneath gate G3 is low and negative, and the electrons in the InSb 
nanosheet region beneath gate G3 are not completely depleted. Thus, a quantum dot of spoon-
like shape is formed. This is the situation corresponding to the gate voltage region II in the 
measurements shown in Figure 3. The above results of simulations show that when tuning G3 
gate voltage around 𝑉𝑉G3s = −0.4  V (𝑉𝑉G3s = 0.36  V), Coulomb diamonds with a larger 
(smaller) addition energy would be observed in the measured stability diagram, in consistence 
with the measurements shown in Figure 3. Our simulations also demonstrate that in gate 
voltage region I, gate G3 is situated on a side of the quantum dot, while in region II, gate G3 
covers a part of the quantum dot. Thus, the gate capacitance (CG3) to the dot is smaller in gate 
voltage region I than in gate voltage region II. 
In conclusion, a quantum dot device is realized in an emerging single crystalline, 
semiconductor InSb nanosheet. The nanosheet is grown by MBE and is of high crystalline 
quality. The quantum dot is fabricated on a Si/SiO2 substrate and is defined by gating technique. 
The measured charge stability of the fabricated quantum dot device exhibits a series of well-
defined Coulomb diamonds over a large range of voltages applied to a control gate. The 
extracted addition energies from the measured Coulomb diamonds show that the quantum dot 
is very different in size in the low, negative control-gate voltage region and the high, positive 
control-gate voltage region. The electron confinement potential in the InSb nanosheet is 
simulated for the fabricated device. This difference in quantum dot size has been confirmed by 
the simulations and the overall dot shape has been visualized. Our work demonstrates that 
highly tunable quantum dot system can be built from InSb monolayers for potential 
applications in semiconductor quantum dot based quantum computation technology 
developments.  
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Figure 1. (a) Schematic view of the device structure. (b) SEM image of the device measured in 
this work (inset) and source-drain current Ids measured for the device as a function of back gate 
voltage Vbg (transfer characteristics) at temperature T=20 mK and source-drain bias voltage 
Vds=0.5 mV (main figure). In the device structure schematic and the SEM image of the 
measured device, the source and drain contacts are labeled as S and D, and the four top gates 
are labeled as G1, G2, G3 and G4. In the measurements for the transfer characteristics, the four 
top gates are grounded, namely, all the top gate voltages are set at VG1=0 V, VG2=0 V, VG3=0 
V, and VG4=0 V. 
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Figure 2. Transfer characteristics of the top gates. (a) Source-drain current Ids measured for the 
device as a function of VG1 at T=20 mK and Vds=0.1 mV with other gate voltages set at Vbg =−2 
V, VG2=0 V, VG3=0 V, VG4=0 V. (b) The same as in (a) but for Ids as a function of VG2 with 
VG1=−3.6 V, VG3=0 V, and VG4=0 V. (c) The same as in (a) but for Ids as a function of VG4 with 
VG1=−3.6 V, VG2=0 V, and VG3=0 V. (d) The same as in (a) but for Ids as a function of VG3 with 
VG1=−3.6 V, VG2=0 V, and VG4=0 V. 
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Figure 3. (a) Coulomb current oscillations of the quantum dot defined by setting Vbg =−2 V, 
VG1=−3.6 V, VG2=−5.3 V, and VG4=−4.7 V measured against VG3 at T=20 mK and Vds=0.1 
mV. The inset shows a zoom-in plot in a high, positive VG3 region. (b) Differential conductance 
Gdiff measured for the device as a function of Vds and VG3 (charge stability diagram) at T=20 
mK. (c) Zoom-in plot of the measured charge stability diagram in the region marked by black 
rectangle I in (b). (d) Zoom-in plot of the measured charge stability diagram in the region 
marked by black rectangle II in (b). (e) Addition energies extracted from the measurements 
shown in (c), i.e., in region I. The red dashed line indicates the mean value of the addition 
energies. (f) Addition energies extracted from the measurements shown in (d), i.e., in region 
II. The blue dashed line indicates the mean value of the addition energies. 
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Figure 4. Simulated electron potential landscapes in the InSb nanosheet region surrounded by 
the top gates. (a) Simulated potential landscape at 𝑉𝑉bgs = 3.5 V, 𝑉𝑉G1s = −1.5 V, 𝑉𝑉G2s = −2.2 
V, 𝑉𝑉G4s = −1.7  V and 𝑉𝑉G3s = −0.4 V. (b) Simulated potential landscape at 𝑉𝑉bgs = 3.5 V, 
𝑉𝑉G1
s = −1.5 V, 𝑉𝑉G2s = −2.2 V, 𝑉𝑉G4s = −1.7 V and 𝑉𝑉G3s = 0.36 V. 
 
